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Abstract 
Cederbaum, I., I. Koren and S. Wimer, Balanced block spacing for VLSI layout, Discrete Applied 
Mathematics 40 (1992) 303-318. 
Placement algorithms for VLSI layout tend to stick the building blocks together. This results in the need 
to increase the space between adjacent blocks to allow the routing of interconnecting wires. The above 
problem is called the block spacing problem. This paper presents a model for spreading the blocks 
uniformly over the chip area, to accommodate the routing requirements, such that the desired adjacen- 
cy relations between the blocks are retained. The block spacing problem is solved via a graph model, 
whose vertices represent the building blocks, and its arcs represent the space between adjacent blocks. 
Then, the desired uniform spacing can be presented as a space balancing problem. In this paper the 
existence and uniqueness of a solution to the one dimensional space balancing problem are proved, and 
an iterative algorithm which converges rapidly to the solution is presented. It is shown that in general, 
the two dimensional problem may have no solution. 
1. Introduction 
The layout of VLSI chips is usually carried out in two steps: first, the building 
blocks are placed within the area of the chip, a step called placement, and then the 
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interconnections between them are completed, a step called routing. Many place- 
ment algorithms have been published in the literature and in most of those which 
are based on energy minimization the blocks tend to stick together (e.g. [3]), thus 
resulting in blockages for the routing phase. The outcome may be a chip having ex- 
cessively long interconnections, and consequently, degraded performance, or even 
a nonfeasible layout in which the routing cannot be completed due to blockages. 
Similar to placement, routing of VLSI chips have been studied intensively, and 
there are many well-known algorithms such as maze routing (e.g. [2]) and global 
routing algorithms (e.g. [l]). Both of them require some open space, sometimes cal- 
led channel, between adjacent blocks. To satisfy this requirement the placed blocks 
must be spread out over the area of the chip to allow enough room for the intercon- 
nections while retaining the adjacency relationships (left-right and up-down) be- 
tween blocks. 
In this paper we address the problem of block spacing in VLSI layouts. The 
blocks within a VLSI module are interconnected by wires connected to ports located 
within their area. Thus, the area of a rectangular VLSI module is occupied by two 
types of entities: its rectangular constituting blocks and the interconnecting wires 
that run between the blocks. The wires running in the neighborhood of a certain 
block result from two origins: those that are connected to this block, and those that 
are passing through, on their way to other blocks. The block spacing problem does 
not really involve the wires that terminate in the block. The spacing for these is 
almost independent of the placement configuration and the routing algorithm. 
Therefore, the spacing for these wires can be estimated prior to the placement phase 
and the block can be expanded to account for this. However, the spacing for the 
passing through wires cannot be predicted before the placement phase since the 
amount of space needed depends upon the relative placement of the blocks and the 
particular routing algorithm which is employed later. Consequently, a reasonable 
way to space the blocks (which have already been expanded to account for the wires 
terminating in the block) is to spread them “uniformly” over the chip area. Of 
course, uniformity must be well defined. 
The rest of the paper is organized as follows. In Section 2 we define the problem 
of one and two dimensional block spacing. In Section 3 we prove the existence and 
uniqueness of the solution for the one dimensional problem. Section 4 presents an 
iterative algorithm to find the one dimensional “uniformly” spaced placement and 
proves that the proposed algorithm converges to the unique solution of the one 
dimensional problem. Conclusions and problems for further research are presented 
in Section 5. 
2. The space balancing problem 
Let Ri, 1 si< 6, be the rectangles corresponding to the building blocks of the 
layout, which are all placed within the area of the father block whose rectangular 
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area is denoted by R,. A placement is said to be legal if the building blocks do not 
overlap. Let (x;,$) and (xi’, y,“) be the coordinates of the lower left and upper 
right corners of R;, in R, coordinate system, respectively. A rectangle R; is said to 
be left adjacent to the rectangle Rj if x;~xj and [YP, $1 0 [rjd, _$] #0, and if there 
exists no Rk,k#i,j such that X:SX~S.X~SX~ and [vp,~:~]n[~~,Y,“]n[~,~,~~~]#0. 
Right adjacency is defined similarly. In Fig. 1 the blocks RI and R, are left adja- 
cent to R,, while R, and R8 are its right adjacent blocks, whereas R, and R,, e.g., 
are not a pair of adjacent blocks. 
The horizontal adjacency graph G( U, E) corresponding to the placement is defin- 
ed as follows: Every rectangle Rj is represented by a vertex u;, whose weight w(u;) 
is defined to be the width of the rectangle Ri, i.e., w(u;) =x:-x,!. The vertex ug 
represents the left edge of R,, Mb+, represents the right edge of RO, and we define 
w(u,,) = w(ub + ,) = 0. Two vertices ui and Uj are connected by an arc e directed from 
ui to Uj if the rectangle Ri is left adjacent to the rectangle Rj. TO every arc 
e = (u;, Uj) we assign a length s(e) equal to the space (horizontal distance) between 
the rectangles corresponding to its end vertices, namely, .s=x; -x:. The digraph G 
thus defined is acyclic and has one source u. and one sink Mb+ i. The vertical 
adjacency graph K(V, F) is defined similarly. Figure 2 illustrates the horizontal 
adjacency and vertical adjacency graphs corresponding to the placement given in 
Fig. 1. 
Define the space along a path D in G, denoted by s(Q), to be the total sum of 
the arc lengths (representing space between adjacent blocks) along the path. The 
width of the path, w(Q), is the total sum of vertex weights (representing block 
widths) along Sz, including its end vertices (whose corresponding weight is zero). 
Finally, define the length I(Q) of the path Q to be the total sum of block widths 
and spaces between adjacent blocks along Q, i.e., I(Q) =s(sZ) + w(0). Obviously, 
all the paths connecting a pair of vertices ui and Uj have the same length, where the 
length of those connecting u. to u b+, equals the width of R, which is denoted 
by wo. 
Ro 
Fig. 1. Initial placement. 
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(b) 
Fig. 2. Horizontal and vertical adjacency graphs. 
Let ci” and c!“t denote the sets of arcs entering and leaving ui, respectively. By 
definition, &jn and cyut correspond to the spaces between R; and the left adjacent 
and right adjacent rectangles of Ri, respectively. Let Cri and fli denote the minimal 
horizontal space (distance) between R; and any of its left adjacent and right adja- 
cent rectangles, respectively, i.e., 
(Yi = min { s(e) 1 e E qi”}, Pi=min{X(e) 1 eEcoU’}. (1) 
We define pi =pi - ai to be the horizontal imbalance of Ri. Vertical imbalance is 
defined similarly. The placement is said to be horizontally bafanced if 
Pi=09 lsisb. (2) 
An interesting question is whether for every given initial placement there exists 
a horizontal displacement of the rectangles which preserves the horizontal adjacency 
relations between them, and the resulting placement is horizontally balanced. This 
problem is called the one dimensional space balancing problem. Figure 3 illustrates 
a horizontally balanced placement obtained from the placement in Fig. 1. 
Evidently, a horizontal (vertical) displacement of the rectangles does not neces- 
sarily preserve the vertical (horizontal) adjacency relations, as can be observed by 
comparing Fig. 3 to Fig. 1. Given an initial placement, the two dimensional space 
balancing problem is to find a horizontal and a vertical displacement of the rec- 
tangles which preserve both the horizontal and vertical adjacency relations between 
them, and the resulting placement is balanced in both directions. In general, this 
problem may have no solution as shown in Fig. 4. When the requirement to preserve 
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Fig. 3. Horizontally balanced placement. 
the adjacency relations is relaxed, the solution might be not unique as shown in 
Fig. 4. 
3. Existence and uniqueness of one dimensional space balancing 
As will be demonstrated by construction, for every initial placement there exists 
initial placement 
space balanced placsrnenl 
space balanced placemenl 
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Fig. 4. Different balanced placements for the same initial placement. 
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a unique horizontally balanced placement. We present the existence proof first. It 
consists of three parts: a procedure which constructs a new weighted graph G’ 
isomorphic to the original adjacency graph G, a proof that the new graph G’ 
presents a feasible adjacency graph, and finally, a proof that G’ presents a horizon- 
tally balanced configuration. In the following we present each part separately and 
then conclude by stating the existence theorem. 
3.1. Construction procedure for G’ 
We construct a new graph G’ isomorphic to G in an incremental manner. After 
an initialization step, the construction proceeds iteratively, where in every iteration 
some path from G is copied into G’ with new arc lengths. The procedure terminates 
when G is completely copied into G’. 
Step 0: Initialization. G’ is empty. All the vertices and all the arcs of G are un- 
marked. Add the vertices u0 and ub+, to G’. Mark the vertices u0 and u6+, of G 
(corresponding to the left and right edges of R,, respectively). 
The following steps are repeated until G is completely copied into G’. 
Step 1: Find a new path in G. For every path 52 between any two marked vertices 
of G whose remaining vertices are unmarked (and hence its arcs too) do the follow- 
ing: Let ui and Uj be the tail and head vertices of the path Q, respectively (in the 
first invocation of Step 1 these are the source and the sink). Let 52’ be any path in 
G’ from u,, to ui and let Qj be any path in G’ from Uj to Mb+ 1. Notice that such 
paths in G’ must exist since ui and Uj are marked. Assume for the moment that we 
wish to augment G’ with the path C2 such that the feasibility and the adjacency rela- 
tions in the placement resulting from this augmentation are retained. To this end 
we first calculate the lengths [(Sz’) and I(@) in G’, and then calculate the desirable 
average space between adjacent rectangles along the path Q in G’. This average 
space is given by the ratio 
WO-/(a’)-l(Qj)- W(Q)+ W(Ui) + W(Uj) 
IQ1 
9 (3) 
where 101 is the number of arcs along Q (in the first invocation (3) is equal to 
s(Q)//!2 since I(@)= I(!$)= 0). The terms W(Ui) and W(Uj) are added to the 
numerator of (3) since Ui is included both in 0’ and .Q, while Uj is included both in 
RJ and 52. Let 52, be a path in G which minimizes the ratio in (3) (if there are 
several, choose one arbitrarily). 
Step 2: Augmentation of G’. Add the arcs and unmarked vertices of 52, to G’ 
(the two marked end vertices are already in G’). To every arc added to G’ assign 
a length equal to the average space of an arc along Q, as given by (3). To every 
vertex added to G’ assign the width of the corresponding vertex in G. 
Step 3: Updating G. Mark the unmarked arcs and vertices along !2, in G (ob- 
viously, except the end vertices the entire path is unmarked in G). 
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Step 4: Termination test. If all the vertices of G are marked (and hence the arcs 
too) then stop, else go back to Step 1. 
Notice that the way G’ is augmented in Step 2, G’ retains the property that all 
the paths between any two vertices in the horizontally adjacency graph have the 
same length. For the example given in Fig. 1, the first iteration of the above pro- 
cedure augments G’ with the path u 0 + U, --f u4 + us + uIo + ull --t u12. The reSdting 
G’ represents the portion of the placement in Fig. 3 that consists of the blocks Bt , 
B4, B8, B,, and B,, in their new locations. The second iteration augments G’ with 
the path ~s+~g--‘~r2, the third iteration with the path ur --*z+-+ us, the fourth 
iteration with the path u. -+ u2 --f u5, the fifth iteration with the path u5 --f u, --t U, 1, 
and the sixth (and final) iteration with the path u. --t u3 --t u6 + ull. 
3.2. Feasibility of the new adjacency graph 
In the following we show that the minimal average space as calculated in every 
iteration of the above procedure is nondecreasing. This will prove that the expres- 
sion in (3) is always nonnegative. Otherwise, the assignment of arc lengths in Step 
2 of the above procedure may yield negative arc lengths, which in turn will result 
in an illegal placement in which blocks overlap. Also, the balancing property which 
is proved later in Lemma 3.2, stems from the monotony of the length assigned to 
the arcs of G’. 
Lemma 3.1. The length assigned to the arcs of the new adjacency graph is non- 
decreasing. 
Proof. The proof proceeds inductively on the order of the augmentation of G’. Let 
Q”,n=1,2 )..., denote the path added to G’ in the nth iteration of the construction 
procedure and let s” be its corresponding average space (which is the length assign- 
ed to its arcs in G’). The average space s’ calculated in Step 1 is nonnegative by 
definition. Let us first show that s2zs1 by demonstrating that if this was not the 
case, then one could find a path in G from u. to u6+, along which the average arc 
length is smaller than .s’. This will contradict the selection of Q’ as the path whose 
average arc length is minimal. From Step 2 of the procedure it follows that the end 
vertices ui and uJ of Q2 must lie on D ‘. Figure 5 illustrates the relation between Q ’ 
and Q2. Let Sz:, fli and ai, be the portions of D1 between the vertex pairs u. and 
u , , u, and Uj, and Uj and ub+, , respectively. Let p,, p2 and p3, be the average 
length of the arcs along .Q;, 9: and Qi, respectively, in G. Then, the length s’ of 
every arc along Q’ in G’ is given by: 
s,~P*l~~l+P21~:l+P31~:l 
lQ:l+lQ:l+lQ:l . 
(4) 
The average length of an arc along Q2 in G’ is obtained from (3), 
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L’o -n: _T 1:; _T_“: _-..zY 
Fig. 5. Proof of Lemma 3.1: the first induction step. 
s*= 
WO-I’(sZ~)-I’(sZ~)-W(sZ2)+ W(Ui)  W(Uj) 
IQ21 
(5) 
From the contradictory assumption that s2<s1, and equations (4) and (5), we ob- 
tain after some algebraic operations 
x /P;2:/+l~~l+/Q2:/ 
P&T +P*lQ;l +P3lQ:l’ 
(6) 
The average length s of an arc along the path in G consisting of Qi, Q2 and Szi is 
given by 
WO- W(Q~)- W(Q2)- W(Ql)+ W(Ui)+ W(Uj) 
S= 
IQ11+lQ21+lQ:l . 
(7) 
Substituting inequality (6) into (7) yields s<s’ which contradicts the selection of 
Q ’ among all the paths from u. to ub + I as the one along which the average arc 
length is minimal. 
Let s1 ss*< . . . <s’-l and assume to the contrary that s’<s’-‘. Let u,:-’ and 
‘j r-1 be the end vertices of Or-l, and let u,!’ and UJ be the end vertices of W. There 
are nine possibilities for the relation between Qr- ’ and Qr, three of which are illus- 
trated in Fig. 6. Let us consider each one of them. Assume first that U; and U; do 
not lie on any path from ue to nb+t containing SZr-l, as shown in Fig. 6(a). Then, 
Q’ had to be selected prior to Q’-’ in Step 2 of the iterative construction pro- 
cedure, which is a contradiction. A second possibility is that U” and u,’ lie on I?-’ 
as shown in Fig. 6(b). Arguments similar to those used for the first induction step 
prove that such a situation is impossible. A third possibility is that U: lies on some 
path from u. to u,T-’ and that u,’ lies on some path from u;- ’ to ub+ 1, as illustrated 
in Fig. 6(c). This however, results in a contradiction since Q’- * was selected as an 
unmarked path between two marked vertices that minimizes (3), when the vertices u,! 
and ~4; were already marked. Therefore, there was another unmarked path between 
U; and UJ (a’) for which the ratio in (3) was smaller. The remaining six possibilities 
are combinations of the above three and similar arguments lead to contradic- 
tions. 0 
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Fig. 6. Proof of Lemma 3.1: the general induction step. 
From the construction procedure in Section 3.1 and from Lemma 3.1 we conclude 
that G’ is a new horizontal adjacency graph isomorphic to the original G. We now 
prove that: 
Lemma 3.2. The horizontal adjacency graph G’ represents a horizontally balanced 
placement. 
Proof. We have to show that for every vertex of G’ (except u,, and ub+ i) the length 
of the shortest entering arc equals the length of the shortest leaving arc. This follows 
immediately from two facts: First, whenever an unmarked vertex is added to G’, one 
entering and one leaving arc of equal length are added too. Second, the series of 
arc lengths along the augmenting paths is monotonically nondecreasing as was prov- 
ed in Lemma 3.1. Consequently, the equal left and right spaces determined when 
an unmarked vertex u is added to G’ cannot be decreased by any later entering or 
leaving arc (cases where u can only be an end vertex of the augmenting path). 0 
We conclude with the following theorem: 
Theorem 3.3 (existence). Given an initial placement, its rectangles can always be 
horizontally displaced so that the resulting placement is legal, the horizontal ad- 
jacency relations are preserved and it is horizontally balanced. 
It occurs very often in VLSI layout that the location of some of the rectangles 
is predetermined so they are not movable. For example, the small rectangles along 
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the top and the bottom boundaries of the layout in Fig. 7 are the I/O ports whose 
position is predetermined and cannot be changed. The above entities can be modeled 
as unmovable rectangles, and we say that the placement is balanced if only all its 
movable rectangles are balanced since we cannot require the fixed rectangles to be 
balanced too. The existence of some fixed rectangles does not restrict the validity 
of Theorem 3.3 and all the other results which follow. Let R,t, . . . . Rmk, be the un- 
movable rectangles. To model them we supplement G by a pair of arcs for every 
vertex umi corresponding to an unmovable rectangle R,i, 1 <ilk. One arc con- 
nects u0 with U,i and its length is equal to the distance of the left edge of R,i from 
the left edge of RO. The other arc connects U,i with ub+t and its length is defined 
similarly for the right edges. Then, in the initialization step of the construction pro- 
cedure we add u,,,~, . . . , umk and their associated arc pairs to G’ and mark them in 
G, in addition to u. and ub+ , . The outcome of the construction procedure will be 
a configuration in which all the movable rectangles are balanced, while the un- 
movable ones remain in their initial location. 
3.3. Uniqueness of the one dimensional balanced placement 
Theorem 3.3 proves that for every given placement it is always possible to displace 
horizontally its rectangles to obtain a horizontally balanced placement. The ques- 
tion whether the horizontally balanced placement is unique is addressed in the 
following theorem. 
Theorem 3.4 (uniqueness). The horizontally balanced placement of a given initial 
placement is unique. 
Proof. Assume to the contrary that the balancing is not unique. Let G and H be 
two isomorphic horizontal adjacency graphs, representing two different horizontal 
balancings of the same initial placement. Let G be obtained by the construction pro- 
cedure of Section 3.1. Consider the paths 52” and their corresponding arc lengths 
s”, n= 1,2, . . . . in the same order as they were obtained by the construction pro- 
cedure. 17” denotes the path isomorphic to Q” in H. We next prove by induction 
on the order of D” that the supposition of nonuniqueness leads to a contradiction. 
Recall that the lengths of all the paths from u. to ub+t are equal to w. and that by 
definition the weights of isomorphic vertices are identical in G and Hand equal to 
the width of the rectangle they represent. 
Assume first that the arc lengths along 52’ are different from those along 17’. 
There exist two possibilities: 
(1) The arc lengths along 17l are not smaller than sl, and there exists an arc _f 
whose length in H is greater than sl, namely, 
sH(e)lsl, VeEI7’; sH(f)=p>sl =sC(f). 63) 
The superscripts G and H are used to distinguish between spaces (and similarly, 
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lengths and weights) in the G and H graphs. Calculating the length of ZZ’, we ob- 
tain from (8) 
We = f”(P) =P(zP) + WH(171) =.P(P) + W”(Q’) 
>s”(sz’)+w~(s2’)=I~(s2’)=w,, (9) 
which is impossible. 
(2) There is an arc f along 17’ satisfying sH(f) =p<s '. Let Ui and uj be the end 
vertices off. If ui#uo then there exists an arc g entering Ui satisfying sH(g)sp, 
since H represents a balanced placement. Applying this argument repetitively, we 
can find in H a path 17’ from u. to Ui whose arc lengths do not exceed p. Similarly, 
if uj#ub+l we can find in H a path 17” from Uj to Ub+ 1 whose arc lengths do not 
exceed p. All in all, we have found a path n from u. to ub+ 1, consisting of Z7’, f 
and 17” along which the arc lengths are not greater thanp and therefore, the average 
arc length along n is also not greater than p. Since horizontal displacement of rec- 
tangles preserves the average arc length along any path from u. to ub+i, the 
average arc length along any two isomorphic paths in G and H must be identical. 
This however contradicts .s’ being the minimal average arc length along any path 
from source to sink in the graph corresponding to the initial placement. 
Assume now that P and 17”, 1 in <r- 1, have identical arc Iengths, while Q2’ 
and Z7r have not. Again, there exist two possibilities: 
(1) The arc lengths along nr are not smaller than s’, and there exists an arc f 
whose length in H is greater than s’, namely, 
sH(e) 2 s’, Ve e IT; sH(f)=p>s'=sG(f). (10) 
According to the definition of Q’ in the construction procedure, its end vertices ui 
and uj are lying on earlier paths and consequently, there exists a path Q’ from u. 
t0 Ui and a path Q” from Uj t0 tib+i consisting of arcs belonging only to Q”, 
15 n I r- 1. Let Q be the path from u. to ub+ 1 consisting of Q’, Qr and W’, and 
let 17, Z7’, Z7’, n” be their isomorphic paths in H, respectively. According to the 
induction hypothesis, there is: 
fH(17’) = fG(f2’); fH(17”) = fG(W). (11) 
Let us calculate the length of 17 by combining (10) and (11). 
w, = fH(z7) = fH(17’) + P(z7’) + fH(17”) - WH(Ui) - WH(Uj) 
= fH(n’) + SH(Hr) + WH(Hr) + fH(HN) - WH(Ui) - WH(Uj) 
= fG(J-2’) +sH(17’) + wG(rn’) + fG(cq - wG(u;) - WG(Uj) 
>fG(Q’)+SG(Qr)+ WG(Qr)+fG(Q")- W'(Ui)- W'(Uj) 
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= fG(f2’) + IG(Gq + IG(Q”) - WG(Uj) - WG(Uj) =lG(f2) = wo, 
which is a contradiction. 
(12) 
(2) There exists an arc f along Z7r satisfying sH(f) =p<s’. Since H represents a 
horizontally balanced placement, we can find (in the same manner as we did for the 
first induction step) a path 17 in H whose arc lengths do not exceed p. Let !Z be the 
path in G isomorphic to R. Divide the arcs along Z7 into two sets: E’ contains the 
arcs belonging to Q”, 1 in I r - 1, and E” are the remaining arcs. According to the 
induction hypothesis and the definition of the paths Q” in the construction pro- 
cedure, there is: 
s’(e) =sH(e), Vee E’; sG(e)zs’>pzsH(e), VeEE”. (13) 
Let us calculate the length of Z7. 
w,=/“(n) = wH(n)+sH(Z7) = w”(n)+ C sH(e)+ C sH(e) 
C?GE' C?GE" 
SW~(Q)+ c s'(e) +plE” 
t?CE' 
<wG(f2)+ C s'(e)+ C sG(e)=lG(Q)=wo, 
.CCE' ecE" 
which is a contradiction. 
(14) 
In conclusion, the contradiction originated from the assumption that the arc 
lengths along 17r are not identical to those along 0’. 0 
4. Iterative algorithm for one dimensional space balancing 
Given a placement, the construction procedure in Section 3.1 does not provide a 
practical way to find its corresponding horizontally balanced configuration. In the 
following we suggest an iterative algorithm which converges rapidly to the desired 
balanced placement and involves very simple calculations. Let q be the maximal 
number of vertices along a path in G (excluding u. and ub+ i). As shown below, the 
imbalance of any vertex after n iterations is bounded by w,y”, where w. is the 
width of B. and y is a constant factor satisfying y5 1 - (i>*. 
Given a placement, let us displace horizontally a rectangle R to the right in +p 
distance if p L 0 and to the left in +p distance if p < 0, where p denotes the imbalance 
of R. We apply this displacement transformation to all rectangles one by one and 
call this procedure a balancing cycle. Without loss of generality assume that the rec- 
tangles are displaced in the order of their indices. Usually, a balancing cycle does 
not result in a balanced placement since a balanced rectangle Ri may become un- 
balanced when an adjacent rectangle Rj, i< j, is displaced. However, by applying 
the balancing cycle iteratively, the resulting placements converge to the (unique) 
balanced placement, as stated in the following theorem. 
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Theorem 4.1. The series of placements resulting from the iterative application of 
balancing cycles converges to the balanced placement. 
Proof. Let /J: denote the imbalance of Ri at the end of the nth balancing cycle, 
lsilb, n=0,1,2 ,.... Define 
,P=max{1&I 1 lsilb}. (15) 
We show next that there exists a real nonnegative number 01 y 5 1 - (+)q such that 
iu n+‘l y/P, n=0,1,2 ,... . (16) 
If (16) is true then Theorem 4.1 is proved since $‘+l ~y’$‘, implying that the im- 
balance of each rectangle uniformly converges to zero. 
To prove (16) recall that in the horizontal adjacency graph, the displacing of a 
rectangle equally shortens (lengthens) the length of every arc entering its correspon- 
ding vertex, and equally lengthens (shortens) the length of every leaving arc. Also, 
recall that during a balancing cycle the imbalance of every rectangle is reset to zero 
once, and later on in this cycle it may become unbalanced when its adjacent rec- 
tangles are balanced. In principle, the displacing of a rectangle Ri may affect only 
the imbalance of its adjacent rectangles, which in the worst case may increase by 
the magnitude of the displacement, i.e., by half of Ri’S imbalance. Let Rj be adja- 
cent to Ri. Then, the imbalance of Rj immediately after the balancing of Ri takes 
place, is increased by at most +p’, i.e., its imbalance is bounded by $’ + +,u* = 
1$./P. Let the rectangle Rk be adjacent to Rj. Then, the imbalance of Rk imme- 
diately after the balancing of Rj takes place, is increased by at most $P, i.e., it is 
bounded by pn + +(,u(” + $,u’) = l&P. The effect of balancing a rectangle on the re- 
maining rectangles propagates along the paths passing through its corresponding 
vertex in the adjacency graph. Consequently, only those rectangles corresponding 
to vertices lying on paths passing through Ui (the vertex corresponding to Ri) may 
be affected by the displacement of Ri. Moreover, this effect is decreased in integral 
powers of 3 with the arc distance from Ui. 
When the imbalance of a rectangle R is considered, one entering and one leaving 
arc are determined (see equation (1)). Let q be the maximal number of vertices along 
a path from u. t0 ub+ 1 (excluding u. and &+i) and suppose that they are 
numbered ul, u2, . . . , uq. Then, the maximal number of balancing operations during 
a balancing cycle that may affect the imbalance of uq is q- 1. Therefore, the max- 
imal quantity that can be added to the imbalance of uq during cycle n + 1 is 
and the total imbalance of uq prior to the (n + 1)th displacement of its correspon- 
ding rectangle is bounded by ~“(2 - (+)q-1). Thus, after the imbalance of R, was 
reset to zero in this cycle, the imbalance of uq_ 1 is bounded by (1 - (+)q)fin. Setting 
y=(l -(+)4), we get (16). 0 
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A direct consequence from the proof of Theorem 4.1 is: 
Corollary 4.2. The series of adjacency graphs resulting from the balancing cycles 
converges to the space balanced adjacency graph, independent of the order of balan- 
cing steps during a cycle (this order could vary from cycle to cycle), as long as each 
rectangle is balanced once in every cycle. 
In general, convergence is guaranteed for an arbitrary balancing sequence, as long 
as the period between two consecutive treatments of a rectangle is bounded. A sim- 
ple, but illustrative, example is depicted in Fig. 8. There, the balancing during a 
cycle proceeded in the order of the rectangle indices. Notice that a faster con- 
vergence could be obtained if the order would be reversed. 
F initial placement 
mo end of 1st cycle 
m end of 2nd cycle 
po end of 3rd cycle 
/o 1 N 1 ] end of 4th cycle 
0 
0 
0 
Fig. 8. An example illustrating the convergence of the balancing cycles. 
5. Conclusions and further research 
This paper addressed the block spacing problem whose objective is to provide 
enough room between the building blocks in VLSI layouts, so that the interconnec- 
ting wires can be routed successfully. We proposed a model for spreading the blocks 
uniformly over the chip area, to accommodate the routing requirements, while re- 
taining their adjacency relations. The block spacing problem was solved via a 
318 I. Cederbaum et al. 
weighted digraph model, on which a space balancing problem was defined. The ex- 
istence and uniqueness of a solution to the one dimensional problem was proved, 
and an iterative algorithm which converges rapidly to the solution was presented. 
Two alternatives for the solution of the dimensional space balancing problem 
were discussed. One is a byproduct of the existence proof, but as pointed out 
formerly, is impractical. The second solution is an efficient iterative algorithm 
which results in an infinite, but rapidly converging series. Still, we may look for a 
finite and efficient (polynomial) combinatorial solution to the space balancing prob- 
lem and an algorithm for finding the path between two vertices along which the 
average arc length is minimized. 
As we have already seen, the two dimensional space balancing problem may have 
no solution, but if the requirement to retain the isomorphism of the adjacency 
graphs is relaxed, solutions may exist (see Fig. 4). Since the two dimensional space 
balancing and the preservation of the isomorphism in both directions are sometimes 
conflicting requirements, we have in some instances to compromise. The question 
of how to trade off the conflicting requirements is a matter of further research. 
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